Verilog Paths #906
richardson1959
started this conversation in
General
Replies: 0 comments
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
-
The iverilog executable seems to be run with the same current directory as the java executable. Path name arguments passed to iverilog need to be either absolute path names or relative to the java executable. I use path names to tell verilog where to look for other modules (via the -y option) that need to be instantiated. When I copy a Digital design to a new location I have to change all of the paths in the Digital verilog components (in the Advanced tab). It would be very nice if iverilog were run with its current directory set equal to the current directory of the top-level digital file so that relative paths (that wouldn't need to be changed when the design is moved or given to someone else) could be used.
This isn't an issue with Digital verilog components that include all verilog code in one file, but otherwise it appears to be. I have the same issue under both Windows and Linux.
Regards,
Tony
Beta Was this translation helpful? Give feedback.
All reactions