-
Notifications
You must be signed in to change notification settings - Fork 0
/
Bone_JTAG_pg2.sch
2546 lines (2545 loc) · 47.7 KB
/
Bone_JTAG_pg2.sch
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
v 20110115 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
T 22000 17900 15 8 1 0 0 4 1
11
T 20000 17900 15 8 1 0 0 4 1
10
T 18000 17900 15 8 1 0 0 4 1
9
T 16000 17900 15 8 1 0 0 4 1
8
T 14000 17900 15 8 1 0 0 4 1
7
T 12000 17900 15 8 1 0 0 4 1
6
T 10000 17900 15 8 1 0 0 4 1
5
T 8000 17900 15 8 1 0 0 4 1
4
T 6000 17900 15 8 1 0 0 4 1
3
T 4000 17900 15 8 1 0 0 4 1
2
T 2000 17900 15 8 1 0 0 4 1
1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 3000 18000 3000 17800 15 0 0 0 -1 -1
T 18000 1100 15 8 1 0 0 4 1
9
T 20000 1100 15 8 1 0 0 4 1
10
T 22000 1100 15 8 1 0 0 4 1
11
L 19000 1200 19000 1000 15 0 0 0 -1 -1
L 21000 1200 21000 1000 15 0 0 0 -1 -1
T 22900 2000 15 8 1 0 0 4 1
A
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 17500 15 8 1 0 0 4 1
I
L 23000 3000 22800 3000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 17000 22800 17000 15 0 0 0 -1 -1
T 1100 17500 15 8 1 0 0 4 1
I
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 12000 15 8 1 0 0 4 1
F
L 1200 17000 1000 17000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 13000 1000 13000 15 0 0 0 -1 -1
T 16000 1100 15 8 1 0 0 4 1
8
T 14000 1100 15 8 1 0 0 4 1
7
T 12000 1100 15 8 1 0 0 4 1
6
T 10000 1100 15 8 1 0 0 4 1
5
T 8000 1100 15 8 1 0 0 4 1
4
T 6000 1100 15 8 1 0 0 4 1
3
T 4000 1100 15 8 1 0 0 4 1
2
T 2000 1100 15 8 1 0 0 4 1
1
T 1100 2000 15 8 1 0 0 4 1
A
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 10000 15 8 1 0 0 4 1
E
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15300 1900 15 8 1 0 0 0 1
TITLE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY:
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 15300 1600 15 8 1 0 0 0 1
FILE:
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 19800 1300 5 10 1 1 0 0 1
author=Tom King
T 15900 1600 5 10 1 1 0 0 1
file=Bone_JTAG_PG2.sch
}
T 16200 1300 9 10 1 0 0 0 1
2
T 17700 1100 9 10 1 0 0 0 2
3
T 19800 1600 9 10 1 0 0 0 1
0.97
T 16000 2000 9 10 1 0 0 0 1
BeagleBone JTAG Programmer/Debugger
C 17100 12700 1 0 0 EMBEDDEDheader20-2.sym
[
T 17100 12700 8 10 0 1 0 0 1
class=IO
T 17100 12700 8 10 0 1 0 0 1
pins=20
L 17800 16700 17800 12700 3 0 0 0 -1 -1
L 17400 14700 18200 14700 3 0 0 0 -1 -1
B 17400 12700 800 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 17100 14500 17400 14500 1 0 0
{
T 17200 14550 5 8 1 1 0 0 1
pinnumber=11
T 17200 14550 5 8 0 0 0 0 1
pinseq=11
T 17200 14550 5 8 0 1 0 0 1
pinlabel=11
T 17200 14550 5 8 0 1 0 0 1
pintype=pas
}
P 18200 14500 18500 14500 1 0 1
{
T 18300 14550 5 8 1 1 0 0 1
pinnumber=12
T 18300 14550 5 8 0 0 0 0 1
pinseq=12
T 18300 14550 5 8 0 1 0 0 1
pinlabel=12
T 18300 14550 5 8 0 1 0 0 1
pintype=pas
}
P 17100 14100 17400 14100 1 0 0
{
T 17200 14150 5 8 1 1 0 0 1
pinnumber=13
T 17200 14150 5 8 0 0 0 0 1
pinseq=13
T 17200 14150 5 8 0 1 0 0 1
pinlabel=13
T 17200 14150 5 8 0 1 0 0 1
pintype=pas
}
P 18200 14100 18500 14100 1 0 1
{
T 18300 14150 5 8 1 1 0 0 1
pinnumber=14
T 18300 14150 5 8 0 0 0 0 1
pinseq=14
T 18300 14150 5 8 0 1 0 0 1
pinlabel=14
T 18300 14150 5 8 0 1 0 0 1
pintype=pas
}
P 17100 13700 17400 13700 1 0 0
{
T 17200 13750 5 8 1 1 0 0 1
pinnumber=15
T 17200 13750 5 8 0 0 0 0 1
pinseq=15
T 17200 13750 5 8 0 1 0 0 1
pinlabel=15
T 17200 13750 5 8 0 1 0 0 1
pintype=pas
}
L 17400 13100 18200 13100 3 0 0 0 -1 -1
L 17400 14300 18200 14300 3 0 0 0 -1 -1
L 17400 13500 18200 13500 3 0 0 0 -1 -1
L 17400 13900 18200 13900 3 0 0 0 -1 -1
P 18200 13700 18500 13700 1 0 1
{
T 18300 13750 5 8 1 1 0 0 1
pinnumber=16
T 18300 13750 5 8 0 0 0 0 1
pinseq=16
T 18300 13750 5 8 0 1 0 0 1
pinlabel=16
T 18300 13750 5 8 0 1 0 0 1
pintype=pas
}
P 17100 12900 17400 12900 1 0 0
{
T 17200 12950 5 8 1 1 0 0 1
pinnumber=19
T 17200 12950 5 8 0 0 0 0 1
pinseq=19
T 17200 12950 5 8 0 1 0 0 1
pinlabel=19
T 17200 12950 5 8 0 1 0 0 1
pintype=pas
}
P 17100 13300 17400 13300 1 0 0
{
T 17200 13350 5 8 1 1 0 0 1
pinnumber=17
T 17200 13350 5 8 0 0 0 0 1
pinseq=17
T 17200 13350 5 8 0 1 0 0 1
pinlabel=17
T 17200 13350 5 8 0 1 0 0 1
pintype=pas
}
P 18200 12900 18500 12900 1 0 1
{
T 18300 12950 5 8 1 1 0 0 1
pinnumber=20
T 18300 12950 5 8 0 0 0 0 1
pinseq=20
T 18300 12950 5 8 0 1 0 0 1
pinlabel=20
T 18300 12950 5 8 0 1 0 0 1
pintype=pas
}
P 18200 13300 18500 13300 1 0 1
{
T 18300 13350 5 8 1 1 0 0 1
pinnumber=18
T 18300 13350 5 8 0 0 0 0 1
pinseq=18
T 18300 13350 5 8 0 1 0 0 1
pinlabel=18
T 18300 13350 5 8 0 1 0 0 1
pintype=pas
}
T 17700 16800 8 10 0 1 0 0 1
refdes=J?
P 18200 15700 18500 15700 1 0 1
{
T 18300 15750 5 8 1 1 0 0 1
pinnumber=6
T 18300 15750 5 8 0 0 0 0 1
pinseq=6
T 18300 15750 5 8 0 1 0 0 1
pinlabel=6
T 18300 15750 5 8 0 1 0 0 1
pintype=pas
}
P 17100 15300 17400 15300 1 0 0
{
T 17200 15350 5 8 1 1 0 0 1
pinnumber=7
T 17200 15350 5 8 0 0 0 0 1
pinseq=7
T 17200 15350 5 8 0 1 0 0 1
pinlabel=7
T 17200 15350 5 8 0 1 0 0 1
pintype=pas
}
P 18200 15300 18500 15300 1 0 1
{
T 18300 15350 5 8 1 1 0 0 1
pinnumber=8
T 18300 15350 5 8 0 0 0 0 1
pinseq=8
T 18300 15350 5 8 0 1 0 0 1
pinlabel=8
T 18300 15350 5 8 0 1 0 0 1
pintype=pas
}
P 17100 14900 17400 14900 1 0 0
{
T 17200 14950 5 8 1 1 0 0 1
pinnumber=9
T 17200 14950 5 8 0 0 0 0 1
pinseq=9
T 17200 14950 5 8 0 1 0 0 1
pinlabel=9
T 17200 14950 5 8 0 1 0 0 1
pintype=pas
}
P 18200 14900 18500 14900 1 0 1
{
T 18300 14950 5 8 1 1 0 0 1
pinnumber=10
T 18300 14950 5 8 0 0 0 0 1
pinseq=10
T 18300 14950 5 8 0 1 0 0 1
pinlabel=10
T 18300 14950 5 8 0 1 0 0 1
pintype=pas
}
T 17350 12450 5 10 0 1 0 0 1
device=HEADER20
L 17400 15100 18200 15100 3 0 0 0 -1 -1
L 17400 16300 18200 16300 3 0 0 0 -1 -1
L 17400 15500 18200 15500 3 0 0 0 -1 -1
L 17400 15900 18200 15900 3 0 0 0 -1 -1
P 17100 15700 17400 15700 1 0 0
{
T 17200 15750 5 8 1 1 0 0 1
pinnumber=5
T 17200 15750 5 8 0 0 0 0 1
pinseq=5
T 17200 15750 5 8 0 1 0 0 1
pinlabel=5
T 17200 15750 5 8 0 1 0 0 1
pintype=pas
}
P 17100 16500 17400 16500 1 0 0
{
T 17250 16550 5 8 1 1 0 0 1
pinnumber=1
T 17250 16550 5 8 0 0 0 0 1
pinseq=1
T 17250 16550 5 8 0 1 0 0 1
pinlabel=1
T 17250 16550 5 8 0 1 0 0 1
pintype=pas
}
P 18200 16100 18500 16100 1 0 1
{
T 18300 16150 5 8 1 1 0 0 1
pinnumber=4
T 18300 16150 5 8 0 0 0 0 1
pinseq=4
T 18300 16150 5 8 0 1 0 0 1
pinlabel=4
T 18300 16150 5 8 0 1 0 0 1
pintype=pas
}
P 17100 16100 17400 16100 1 0 0
{
T 17200 16150 5 8 1 1 0 0 1
pinnumber=3
T 17200 16150 5 8 0 0 0 0 1
pinseq=3
T 17200 16150 5 8 0 1 0 0 1
pinlabel=3
T 17200 16150 5 8 0 1 0 0 1
pintype=pas
}
P 18200 16500 18500 16500 1 0 1
{
T 18300 16550 5 8 1 1 0 0 1
pinnumber=2
T 18300 16550 5 8 0 0 0 0 1
pinseq=2
T 18300 16550 5 8 0 1 0 0 1
pinlabel=2
T 18300 16550 5 8 0 1 0 0 1
pintype=pas
}
]
{
T 17350 12450 5 10 0 1 0 0 1
device=HEADER20
T 17700 16800 5 10 1 1 0 0 1
refdes=J201
T 17100 12700 5 10 1 0 0 0 1
footprint=CON_HDR_RA-254P-10C-2R-20N__AMP
}
C 3000 15700 1 0 0 EMBEDDEDinput-1.sym
[
T 3000 16000 5 10 0 0 0 0 1
device=INPUT
L 3500 15700 3000 15700 3 0 0 0 -1 -1
L 3600 15800 3500 15700 3 0 0 0 -1 -1
L 3500 15900 3600 15800 3 0 0 0 -1 -1
L 3000 15900 3500 15900 3 0 0 0 -1 -1
L 3000 15900 3000 15700 3 0 0 0 -1 -1
P 3600 15800 3800 15800 1 0 1
{
T 3450 15750 5 6 0 1 0 0 1
pinnumber=1
T 3450 15750 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 3000 16000 5 10 0 0 0 0 1
device=INPUT
T 2000 15800 5 10 1 1 0 0 1
netname=Target_TDI
}
C 3000 16200 1 0 0 EMBEDDEDinput-1.sym
[
T 3000 16500 5 10 0 0 0 0 1
device=INPUT
L 3500 16200 3000 16200 3 0 0 0 -1 -1
L 3600 16300 3500 16200 3 0 0 0 -1 -1
L 3500 16400 3600 16300 3 0 0 0 -1 -1
L 3000 16400 3500 16400 3 0 0 0 -1 -1
L 3000 16400 3000 16200 3 0 0 0 -1 -1
P 3600 16300 3800 16300 1 0 1
{
T 3450 16250 5 6 0 1 0 0 1
pinnumber=1
T 3450 16250 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 3000 16500 5 10 0 0 0 0 1
device=INPUT
T 1800 16300 5 10 1 1 0 0 1
netname=Target_TRST
}
C 13200 11300 1 0 0 EMBEDDEDinput-1.sym
[
T 13200 11600 5 10 0 0 0 0 1
device=INPUT
L 13700 11300 13200 11300 3 0 0 0 -1 -1
L 13800 11400 13700 11300 3 0 0 0 -1 -1
L 13700 11500 13800 11400 3 0 0 0 -1 -1
L 13200 11500 13700 11500 3 0 0 0 -1 -1
L 13200 11500 13200 11300 3 0 0 0 -1 -1
P 13800 11400 14000 11400 1 0 1
{
T 13650 11350 5 6 0 1 0 0 1
pinnumber=1
T 13650 11350 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 13200 11600 5 10 0 0 0 0 1
device=INPUT
T 12100 11400 5 10 1 1 0 0 1
netname=Target_TMS
}
C 3000 12300 1 0 0 EMBEDDEDinput-1.sym
[
T 3000 12600 5 10 0 0 0 0 1
device=INPUT
L 3500 12300 3000 12300 3 0 0 0 -1 -1
L 3600 12400 3500 12300 3 0 0 0 -1 -1
L 3500 12500 3600 12400 3 0 0 0 -1 -1
L 3000 12500 3500 12500 3 0 0 0 -1 -1
L 3000 12500 3000 12300 3 0 0 0 -1 -1
P 3600 12400 3800 12400 1 0 1
{
T 3450 12350 5 6 0 1 0 0 1
pinnumber=1
T 3450 12350 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 3000 12600 5 10 0 0 0 0 1
device=INPUT
T 1900 12400 5 10 1 1 0 0 1
netname=Target_TCK
}
C 2800 3700 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 3100 3700 8 8 0 0 0 0 1
net=+3.3V:1
T 2875 3950 9 8 1 0 0 0 1
+3.3V
L 2850 3900 3150 3900 3 0 0 0 -1 -1
P 3000 3700 3000 3900 1 0 0
{
T 3050 3750 5 6 0 1 0 0 1
pinnumber=1
T 3050 3750 5 6 0 0 0 0 1
pinseq=1
T 3050 3750 5 6 0 1 0 0 1
pinlabel=1
T 3050 3750 5 6 0 1 0 0 1
pintype=pwr
}
]
C 2900 15000 1 0 0 EMBEDDEDgnd-1.sym
[
T 3200 15050 8 10 0 0 0 0 1
net=GND:1
L 2980 15010 3020 15010 3 0 0 0 -1 -1
L 2955 15050 3045 15050 3 0 0 0 -1 -1
L 2900 15100 3100 15100 3 0 0 0 -1 -1
P 3000 15100 3000 15300 1 0 1
{
T 3058 15161 5 4 0 1 0 0 1
pinnumber=1
T 3058 15161 5 4 0 0 0 0 1
pinseq=1
T 3058 15161 5 4 0 1 0 0 1
pinlabel=1
T 3058 15161 5 4 0 1 0 0 1
pintype=pwr
}
]
C 2900 1900 1 0 0 EMBEDDEDgnd-1.sym
[
T 3200 1950 8 10 0 0 0 0 1
net=GND:1
L 2980 1910 3020 1910 3 0 0 0 -1 -1
L 2955 1950 3045 1950 3 0 0 0 -1 -1
L 2900 2000 3100 2000 3 0 0 0 -1 -1
P 3000 2000 3000 2200 1 0 1
{
T 3058 2061 5 4 0 1 0 0 1
pinnumber=1
T 3058 2061 5 4 0 0 0 0 1
pinseq=1
T 3058 2061 5 4 0 1 0 0 1
pinlabel=1
T 3058 2061 5 4 0 1 0 0 1
pintype=pwr
}
]
C 15600 10300 1 0 0 EMBEDDEDgnd-1.sym
[
T 15900 10350 8 10 0 0 0 0 1
net=GND:1
L 15680 10310 15720 10310 3 0 0 0 -1 -1
L 15655 10350 15745 10350 3 0 0 0 -1 -1
L 15600 10400 15800 10400 3 0 0 0 -1 -1
P 15700 10400 15700 10600 1 0 1
{
T 15758 10461 5 4 0 1 0 0 1
pinnumber=1
T 15758 10461 5 4 0 0 0 0 1
pinseq=1
T 15758 10461 5 4 0 1 0 0 1
pinlabel=1
T 15758 10461 5 4 0 1 0 0 1
pintype=pwr
}
]
C 2900 11600 1 0 0 EMBEDDEDgnd-1.sym
[
T 3200 11650 8 10 0 0 0 0 1
net=GND:1
L 2980 11610 3020 11610 3 0 0 0 -1 -1
L 2955 11650 3045 11650 3 0 0 0 -1 -1
L 2900 11700 3100 11700 3 0 0 0 -1 -1
P 3000 11700 3000 11900 1 0 1
{
T 3058 11761 5 4 0 1 0 0 1
pinnumber=1
T 3058 11761 5 4 0 0 0 0 1
pinseq=1
T 3058 11761 5 4 0 1 0 0 1
pinlabel=1
T 3058 11761 5 4 0 1 0 0 1
pintype=pwr
}
]
C 3800 3300 1 180 0 EMBEDDEDoutput-1.sym
[
T 3700 3000 5 10 0 0 180 0 1
device=OUTPUT
L 3100 3300 3600 3300 3 0 0 0 -1 -1
L 3000 3200 3100 3300 3 0 0 0 -1 -1
L 3100 3100 3000 3200 3 0 0 0 -1 -1
L 3600 3100 3100 3100 3 0 0 0 -1 -1
L 3600 3100 3600 3300 3 0 0 0 -1 -1
P 3800 3200 3600 3200 1 0 0
{
T 3550 3250 5 6 0 1 180 0 1
pinnumber=1
T 3550 3250 5 6 0 0 180 0 1
pinseq=1
}
]
{
T 3700 3000 5 10 0 0 180 0 1
device=OUTPUT
T 1900 3200 5 10 1 1 0 0 1
value=Target_TDO
}
N 3800 3200 4000 3200 4
N 3800 12400 4000 12400 4
N 3800 16300 4000 16300 4
N 3800 15800 4000 15800 4
N 7000 3200 10000 3200 4
{
T 8000 3200 5 10 1 1 0 0 1
netname=TDO/SWO/NC/MISO
}
N 13700 14100 17100 14100 4
{
T 13800 14100 5 10 1 1 0 0 1
netname=TDO/SWO/NC/MISO
}
N 17100 14900 13700 14900 4
{
T 13800 14900 5 10 1 1 0 0 1
netname=TCLK/SWCLK/SBWTCK/SCK
}
N 10000 12400 7000 12400 4
{
T 7200 12400 5 10 1 1 0 0 1
netname=TCLK/SWCLK/SBWTCK/SCK
}
N 16700 11400 20200 11400 4
{
T 17400 11400 5 10 1 1 0 0 1
netname=TMS/SWDIO/SBWTDIO/NC
}
N 13700 15300 17100 15300 4
{
T 13800 15300 5 10 1 1 0 0 1
netname=TMS/SWDIO/SBWTDIO/NC
}
N 7000 15800 10000 15800 4
{
T 7200 15800 5 10 1 1 0 0 1
netname=TDI/EXTb/P1.1/MOSI
}
N 13700 15700 17100 15700 4
{
T 13800 15700 5 10 1 1 0 0 1
netname=TDI/EXTb/P1.1/MOSI
}
N 7000 16300 10000 16300 4
{
T 7200 16300 5 10 1 1 0 0 1
netname=TRSTn/nRESET/P1.2/RESET
}
N 13700 16100 17100 16100 4
{
T 13800 16100 5 10 1 1 0 0 1
netname=TRSTn/nRESET/P1.2/RESET
}
C 16900 17200 1 0 0 EMBEDDEDgeneric-power.sym
[
T 17100 17450 8 10 0 1 0 3 1
net=Vcc:1
L 16950 17400 17250 17400 3 0 0 0 -1 -1
P 17100 17200 17100 17400 1 0 0
{
T 17150 17250 5 6 0 1 0 0 1
pinnumber=1
T 17150 17250 5 6 0 0 0 0 1
pinseq=1
T 17150 17250 5 6 0 1 0 0 1
pinlabel=1
T 17150 17250 5 6 0 1 0 0 1
pintype=pwr
}
]
{
T 17100 17450 5 10 1 1 0 3 1
net=V_Target
}
C 10300 13400 1 0 0 EMBEDDEDgeneric-power.sym
[
T 10500 13650 8 10 0 1 0 3 1
net=Vcc:1
L 10350 13600 10650 13600 3 0 0 0 -1 -1
P 10500 13400 10500 13600 1 0 0
{
T 10550 13450 5 6 0 1 0 0 1
pinnumber=1
T 10550 13450 5 6 0 0 0 0 1
pinseq=1
T 10550 13450 5 6 0 1 0 0 1
pinlabel=1
T 10550 13450 5 6 0 1 0 0 1
pintype=pwr
}
]
{
T 10500 13650 5 10 1 1 0 3 1
net=V_Target
}
C 15500 12200 1 0 0 EMBEDDEDgeneric-power.sym
[
T 15700 12450 8 10 0 1 0 3 1
net=Vcc:1
L 15550 12400 15850 12400 3 0 0 0 -1 -1
P 15700 12200 15700 12400 1 0 0
{
T 15750 12250 5 6 0 1 0 0 1
pinnumber=1
T 15750 12250 5 6 0 0 0 0 1
pinseq=1
T 15750 12250 5 6 0 1 0 0 1
pinlabel=1
T 15750 12250 5 6 0 1 0 0 1
pintype=pwr
}
]
{
T 15700 12450 5 10 1 1 0 3 1
net=V_Target
}
C 10300 16800 1 0 0 EMBEDDEDgeneric-power.sym
[
T 10500 17050 8 10 0 1 0 3 1
net=Vcc:1
L 10350 17000 10650 17000 3 0 0 0 -1 -1
P 10500 16800 10500 17000 1 0 0
{
T 10550 16850 5 6 0 1 0 0 1
pinnumber=1
T 10550 16850 5 6 0 0 0 0 1
pinseq=1
T 10550 16850 5 6 0 1 0 0 1
pinlabel=1
T 10550 16850 5 6 0 1 0 0 1
pintype=pwr
}
]
{
T 10500 17050 5 10 1 1 0 3 1
net=V_Target
}
N 17100 17000 18500 17000 4
N 17100 16500 17100 17200 4
C 18900 12300 1 0 0 EMBEDDEDgnd-1.sym
[
T 19200 12350 8 10 0 0 0 0 1
net=GND:1
L 18980 12310 19020 12310 3 0 0 0 -1 -1
L 18955 12350 19045 12350 3 0 0 0 -1 -1
L 18900 12400 19100 12400 3 0 0 0 -1 -1
P 19000 12400 19000 12600 1 0 1
{
T 19058 12461 5 4 0 1 0 0 1
pinnumber=1
T 19058 12461 5 4 0 0 0 0 1
pinseq=1
T 19058 12461 5 4 0 1 0 0 1
pinlabel=1
T 19058 12461 5 4 0 1 0 0 1
pintype=pwr
}
]
N 18500 12900 19000 12900 4
N 19000 12600 19000 16100 4
N 18500 16100 19000 16100 4
N 18500 15700 19000 15700 4
N 18500 15300 19000 15300 4
N 18500 14900 19000 14900 4
N 18500 14500 19000 14500 4
N 18500 14100 19000 14100 4
N 18500 13700 19000 13700 4
N 18500 13300 19000 13300 4
N 18500 16500 18500 17000 4
C 17200 4900 1 0 0 EMBEDDEDheader6-2.sym
[
T 17800 6200 8 10 0 1 0 0 1
refdes=J?
T 17200 6100 5 10 0 1 0 0 1
description=Header 8 pins
T 17200 6100 5 10 0 1 0 0 1
numslots=0
T 17200 6100 5 10 0 1 0 0 1
device=HEADER8
B 17500 4900 800 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 17900 6100 17900 4900 3 0 0 0 -1 -1
L 17500 5700 18300 5700 3 0 0 0 -1 -1
L 17500 5300 18300 5300 3 0 0 0 -1 -1
P 18300 5100 18600 5100 1 0 1
{
T 18450 5150 5 8 1 1 0 0 1
pinnumber=6
T 18450 5150 9 8 0 1 0 0 1
pinlabel=6
T 18450 5150 5 8 0 0 0 0 1
pinseq=6
T 18450 5150 5 8 0 0 0 0 1
pintype=pas
}
P 17200 5100 17500 5100 1 0 0
{
T 17300 5150 5 8 1 1 0 0 1
pinnumber=5
T 17300 5150 9 8 0 1 0 0 1
pinlabel=5
T 17300 5150 5 8 0 0 0 0 1
pinseq=5
T 17300 5150 5 8 0 0 0 0 1
pintype=pas
}
P 18300 5500 18600 5500 1 0 1
{
T 18400 5550 5 8 1 1 0 0 1
pinnumber=4
T 18400 5550 9 8 0 1 0 0 1
pinlabel=4
T 18400 5550 5 8 0 0 0 0 1
pinseq=4
T 18400 5550 5 8 0 0 0 0 1
pintype=pas
}
P 17200 5500 17500 5500 1 0 0
{
T 17300 5550 5 8 1 1 0 0 1
pinnumber=3
T 17300 5550 9 8 0 1 0 0 1
pinlabel=3
T 17300 5550 5 8 0 0 0 0 1
pinseq=3
T 17300 5550 5 8 0 0 0 0 1
pintype=pas
}
P 18300 5900 18600 5900 1 0 1
{
T 18400 5950 5 8 1 1 0 0 1
pinnumber=2
T 18400 5950 9 8 0 1 0 0 1
pinlabel=2
T 18400 5950 5 8 0 0 0 0 1
pinseq=2
T 18400 5950 5 8 0 0 0 0 1
pintype=pas
}
P 17200 5900 17500 5900 1 0 0
{
T 17300 5950 5 8 1 1 0 0 1
pinnumber=1
T 17300 5950 9 8 0 1 0 0 1
pinlabel=1
T 17300 5950 5 8 0 0 0 0 1
pinseq=1
T 17300 5950 5 8 0 0 0 0 1
pintype=pas
}
]
{
T 17200 6100 5 10 0 1 0 0 1
device=HEADER8
T 17800 6200 5 10 1 1 0 0 1
refdes=J203
T 17200 4900 5 10 0 1 0 0 1
footprint=CON_HDR_RA-254P-3C-2R-6N__AMP_103149-Series
}
C 10400 1900 1 0 0 EMBEDDEDgnd-1.sym
[
T 10700 1950 8 10 0 0 0 0 1
net=GND:1
L 10480 1910 10520 1910 3 0 0 0 -1 -1
L 10455 1950 10545 1950 3 0 0 0 -1 -1
L 10400 2000 10600 2000 3 0 0 0 -1 -1
P 10500 2000 10500 2200 1 0 1
{
T 10558 2061 5 4 0 1 0 0 1
pinnumber=1
T 10558 2061 5 4 0 0 0 0 1
pinseq=1
T 10558 2061 5 4 0 1 0 0 1
pinlabel=1
T 10558 2061 5 4 0 1 0 0 1
pintype=pwr
}
]
C 3800 2800 1 180 0 EMBEDDEDoutput-1.sym
[
T 3700 2500 5 10 0 0 180 0 1
device=OUTPUT
L 3100 2800 3600 2800 3 0 0 0 -1 -1
L 3000 2700 3100 2800 3 0 0 0 -1 -1
L 3100 2600 3000 2700 3 0 0 0 -1 -1
L 3600 2600 3100 2600 3 0 0 0 -1 -1
L 3600 2600 3600 2800 3 0 0 0 -1 -1
P 3800 2700 3600 2700 1 0 0
{
T 3550 2750 5 6 0 1 180 0 1
pinnumber=1
T 3550 2750 5 6 0 0 180 0 1
pinseq=1
}
]
{
T 3700 2500 5 10 0 0 180 0 1
device=OUTPUT
T 1800 2700 5 10 1 1 0 0 1
value=UART5_RXD
}
N 3800 2700 4000 2700 4
N 7000 2700 10000 2700 4
{
T 8700 2700 5 10 1 1 0 0 1
netname=SWDBRXD
}
N 16600 9700 14000 9700 4
{
T 14100 9700 5 10 1 1 0 0 1
netname=SBWBRXD
}
N 13400 9400 16700 9400 4
N 14000 9100 16500 9100 4
{
T 14100 9100 5 10 1 1 0 0 1
netname=TCLK/SWCLK/SBWTCK/SCK
}
N 16600 8800 14000 8800 4
{
T 14100 8800 5 10 1 1 0 0 1
netname=TMS/SWDIO/SBWTDIO/NC
}
N 16600 8200 14000 8200 4
{
T 14100 8200 5 10 1 1 0 0 1
netname=SBWBTXD
}
N 16500 8500 13400 8500 4
N 13400 8500 13400 7900 4
C 13300 7600 1 0 0 EMBEDDEDgnd-1.sym
[
T 13600 7650 8 10 0 0 0 0 1
net=GND:1
L 13380 7610 13420 7610 3 0 0 0 -1 -1
L 13355 7650 13445 7650 3 0 0 0 -1 -1
L 13300 7700 13500 7700 3 0 0 0 -1 -1
P 13400 7700 13400 7900 1 0 1
{
T 13458 7761 5 4 0 1 0 0 1
pinnumber=1
T 13458 7761 5 4 0 0 0 0 1
pinseq=1
T 13458 7761 5 4 0 1 0 0 1
pinlabel=1
T 13458 7761 5 4 0 1 0 0 1
pintype=pwr
}
]
N 13400 9400 13400 9800 4
C 13200 9800 1 0 0 EMBEDDEDgeneric-power.sym
[
T 13400 10050 8 10 0 1 0 3 1
net=Vcc:1
L 13250 10000 13550 10000 3 0 0 0 -1 -1
P 13400 9800 13400 10000 1 0 0
{
T 13450 9850 5 6 0 1 0 0 1
pinnumber=1
T 13450 9850 5 6 0 0 0 0 1
pinseq=1
T 13450 9850 5 6 0 1 0 0 1
pinlabel=1
T 13450 9850 5 6 0 1 0 0 1
pintype=pwr
}
]
{
T 13400 10050 5 10 1 1 0 3 1
net=V_Target
}
N 17200 5900 13900 5900 4
{
T 14000 5900 5 10 1 1 0 0 1
netname=TDO/SWO/NC/MOSI
}
N 17200 5500 13900 5500 4
{
T 14000 5500 5 10 1 1 0 0 1
netname=TCLK/SWCLK/SBWTCK/SCK
}
N 17200 5100 13900 5100 4
{
T 14000 5100 5 10 1 1 0 0 1
netname=TRSTn/nRESET/P1.2/RESET
}