You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Warning (10268): Verilog HDL information at urna.v(77): always construct contains both blocking and non-blocking assignments File: C:/Users/Pablo/Desktop/urnahenrique/urna.v Line: 77