Skip to content

Commit

Permalink
Atualizando pipelines do Jenkins
Browse files Browse the repository at this point in the history
  • Loading branch information
@JN513
JN513 committed Nov 29, 2024
1 parent f32819b commit c39faeb
Show file tree
Hide file tree
Showing 43 changed files with 85 additions and 168 deletions.
3 changes: 1 addition & 2 deletions core/jenkins.py
View file
Original file line number Diff line number Diff line change
Expand Up @@ -151,8 +151,7 @@ def generate_jenkinsfile(
steps {{
echo 'Testing FPGA {fpga}.'
dir("{folder}") {{
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="{port}" \\
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in {port}"'
}}
}}
}}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/AUK-V-Aethia.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("AUK-V-Aethia") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("AUK-V-Aethia") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/Cores-SweRV-EH2.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("Cores-SweRV-EH2") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("Cores-SweRV-EH2") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/Cores-SweRV-EL2.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("Cores-SweRV-EL2") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("Cores-SweRV-EL2") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/Cores-SweRV.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("Cores-SweRV") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("Cores-SweRV") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/Cores-VeeR-EH1.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("Cores-VeeR-EH1") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("Cores-VeeR-EH1") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/Cores-VeeR-EH2.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("Cores-VeeR-EH2") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("Cores-VeeR-EH2") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/Cores-VeeR-EL2.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("Cores-VeeR-EL2") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("Cores-VeeR-EL2") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/DV-CPU-RV.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("DV-CPU-RV") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("DV-CPU-RV") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/F03x.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("F03x") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("F03x") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/Grande-Risco-5.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("Grande-Risco-5") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("Grande-Risco-5") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/Pequeno-Risco-5.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("Pequeno-Risco-5") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("Pequeno-Risco-5") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/RPU.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("RPU") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("RPU") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/RS5.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("RS5") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("RS5") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/RV12.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("RV12") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("RV12") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/Risco-5.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("Risco-5") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("Risco-5") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/T02x.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("T02x") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("T02x") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
6 changes: 2 additions & 4 deletions jenkins_pipeline/T03x.Jenkinsfile
View file
Original file line number Diff line number Diff line change
Expand Up @@ -49,8 +49,7 @@ pipeline {
steps {
echo 'Testing FPGA colorlight_i9.'
dir("T03x") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyACM0" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyACM0"'
}
}
}
Expand Down Expand Up @@ -84,8 +83,7 @@ pipeline {
steps {
echo 'Testing FPGA digilent_nexys4_ddr.'
dir("T03x") {
sh 'PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" \
python /eda/processor-ci-communication/run_tests.py'
sh 'echo "Test for FPGA in /dev/ttyUSB1"'
}
}
}
Expand Down
Loading

0 comments on commit c39faeb

Please sign in to comment.