Skip to content
View abhi09v's full-sized avatar

Block or report abhi09v

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Advance-Physical-Design-RTL2GDS-using-OpenLane Advance-Physical-Design-RTL2GDS-using-OpenLane Public

    This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an…

    1

  2. vsd-hdp vsd-hdp Public

    This repo contains everything from architectural design to routing. It covers critical steps such as logic synthesis, post-synthesis STA analysis, floor-planning, placement, clock tree synthesis (C…

    1

  3. FPGA---Fabric-Design-and-Architecture FPGA---Fabric-Design-and-Architecture Public

    This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primarily focused on a complete FPGA flow using the maximum open-s…

  4. FPGA FPGA Public

  5. msvsdcsc msvsdcsc Public

  6. asap7 asap7 Public