12_test by system verilog.v

module test23(a,b,cin,sum,cout);
	input [7:0] a;
	input [7:0] b;
	input cin;
	output [7:0] sum;
	output cout;

	assign {cout,sum}=a+b+cin;
endmodule