Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

doc: RVZicntr extension can be not supported #2699

Merged
merged 2 commits into from
Jan 9, 2025
Merged

doc: RVZicntr extension can be not supported #2699

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
649695a
doc: RVZicntr extension can be not supported
ASintzoff Jan 8, 2025
d3935b7
Merge branch 'master' into fix-2404
JeanRochCoulon Jan 9, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 6 additions & 0 deletions docs/riscv-isa/src/counters.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -9,6 +9,7 @@ divided between the "Zicntr" and "Zihpm" extensions.

=== "Zicntr" Extension for Base Counters and Timers

ifeval::[{RVZicntr} == true]
The Zicntr standard extension comprises the first three of these
counters (CYCLE, TIME, and INSTRET), which have dedicated functions
(cycle count, real-time clock, and instructions retired, respectively).
Expand Down Expand Up @@ -171,6 +172,11 @@ reading its upper and lower halves.
rdcycle x2
rdcycleh x4
bne x3, x4, again
endif::[]

ifeval::[{RVZicntr} == false]
{ohg-config}: This extension is not supported.
endif::[]


=== "Zihpm" Extension for Hardware Performance Counters
Expand Down
Loading