Here are
7 public repositories
matching this topic...
IEEE 754 single and double precision floating point library in systemverilog and vhdl
Updated
Dec 21, 2024
VHDL
Information about AVX-512 support on recent Intel processors
IEEE 754 single precision floating point library in systemverilog and vhdl
Updated
Dec 21, 2024
VHDL
software implementation of Fused-Multiply Add for 64-bit floats
Fused Multiply Add (FMA) operation on Altera DE1-SoC Cyclone V development board.
Updated
Aug 7, 2017
Verilog
Fused Multiply Add (FMA) unit Verilog generator written in Python
Updated
Apr 26, 2018
Python
Updated
Jun 23, 2021
Shell
Improve this page
Add a description, image, and links to the
fused-multiply-add
topic page so that developers can more easily learn about it.
Curate this topic
Add this topic to your repo
To associate your repository with the
fused-multiply-add
topic, visit your repo's landing page and select "manage topics."
Learn more
You can’t perform that action at this time.